




oliscience

open logic interconnects science

Andrea Borga (Digital Design Engineer / co-founder)




Oliscience

- Young and passionate startup of committed professionals
- Originating from the CERN@Nikhef BIC (Business Incubator Centre)




- Coached by the Amsterdam Centre for Entrepreneurship
- Based at the 'Adam Startup Village (Science Park)






Oliscience team






I've worked on a few designs

- In the engineering world most commonly known as a “Digital Designer” or... “the FPGA guy”




CERN – LHCb (2004)




I've worked on a few designs


- In the engineering world most commonly known as a “Digital Designer” or... “the FPGA guy”



CERN – LHCb (2004)




FZ-Juelich – DETNI (2007)




I've worked on a few designs


- In the engineering world most commonly known as a “Digital Designer” or... “the FPGA guy”




FZ-Juelich – DETNI (2007)



CERN – LHCb (2004)




Elettra – FERMI@Elettra (2011)




I've worked on a few designs


- In the engineering world most commonly known as a “Digital Designer” or... “the FPGA guy”




CERN – LHCb (2004)




FZ-Juelich – DETNI (2007)




Nikhef – ATLAS (today)






The problems


- There is no solid definition of **gateway** and its boundary for FPGAs
- There is a lot of effort duplication especially in our scientific community
- There is no solid metrics to measure the strength of digital designers
- There are opportunities for companies operating in an open source field applied to gateway for FPGAs



The problems

- There is no solid definition of **gateware** and its boundary for FPGAs





The problems

- There is a lot of effort duplication especially in our scientific community
- There is no solid metrics to measure the strength of digital designers
- There are opportunities for companies operating in an open source field applied to gateware for FPGAs
- **... where to start fixing those?**



Empower experts

Home :: OpenCores - Chromium

Home :: OpenCores x oliscience - open lo x

Secure | <https://opencores.org>

OpenCores
www.opencores.org

Username:
Password:
☐ Remember me
[Login](#)
[Register](#)

Language:
部分翻译

Browse

- [PROJECTS](#)
- [FORUMS](#)
- [ABOUT](#)
- [HowTo/FAQ](#)
- [MEDIA](#)
- [LICENSING](#)
- [COMMERCE](#)
- [PARTNERS](#)
- [MAINTAINERS](#)
- [CONTACT US](#)

Tools
Google Custom S
[Search](#)

What is OpenCores?

The reference community for Free and Open Source gateway IP cores

Since 1999, OpenCores is the most prominent online community for the development of gateway IP (Intellectual Properties) Cores. It is the place where such cores are shared and promoted in the spirit of Free and Open Source collaboration.

The OpenCores portal hosts the source code for different digital gateway projects and supports the users' community providing a platform for listing, presenting, and managing such projects; together with version control systems for sources management.

OpenCores is also the place where digital designers meet to showcase, promote, and talk about their passion and work. They do this through forums, news collectors, and much more!

Please join us!

Registered OpenCores users

284381
[OpenCores statistics](#)

Last updated projects

- [Register Oriented Instruction Sets](#)
- [LEM1_9](#)
- [USB 1.1 Function IP Core](#)
- [2's compliment adder subtractor](#)
- [SpaceWireSystemC](#)
- [ODESS Multicore Project](#)
- [Video Stream Scaler](#)
- [Amber ARM-compatible core](#)

Most popular projects

- [CF Reconfigurable Computing Array](#)
- [I2C controller core](#)
- [Hilbert Transformer](#)
- [SPI Master/Slave Interface](#)
- [Raggedstone PCI Spartan-3 board](#)
- [SPI Verilog Master & Slave modules](#)
- [double_fpu_verilog](#)
- [I2C master/slave Core](#)

Projects

[Browse all Projects \(Cores\)](#)

Forum

[Communicate in the forums](#)

WebShop

[Visit our Webshop](#)

Professional support


oliscience
open logic interconnects science

We are the developers and maintainers of this website and community, but not only!

If you plan to use IP Cores from OpenCores in your next design and need support, or if you require professional advise on your next challenging IP Core development, don't hesitate to contact us.


We are experts in gateway design and engineering based on the OpenCores technology, and have extensive experience in all parts of FPGA development.

Please visit [Oliscience](#) for further information and enquiries.



OpenCores.org

- Funded in 1999 by a Slovenian student
- A portal that since then collected >250.000 professionals in the field of gateware IPs
- Generates ~500.000 views per month
- Strong identity, established trademark, consistent community, very specialized, potentially business oriented
- Used to be maintained by a Swedish company
- Unkempt since 2012, **was acquired by Oliscience in 2017**




A call to action

**we develop, drive and promote
the large OpenCores community**


- Research institutions
- Universities
- High-tech corporates

**engage designers on our portal
and foster common practices**




Oliscience goals

- **Activate** the community
- **Offer** an “impact metrics” to assess performance and motivate designers to contribute (for **labs**)
- **Offer** a forum where professionals can meet mindsets alike (appealing to **industry**)
- **Provide** consultancy services via the portal in the field of gateway design and support




Why bother?

- For **designers**: engaging experience encourages to contribute and participate
- For **labs**: showcase their capabilities, find new partnerships, approach funding agencies
- For **companies**: potential market place popular among users in the field
- For all: it's a neutral and healthy place to meet and work in synergy
- For all: let professionals take care of the infrastructure



Planning for this year


- Add new features to the site
 - Harness site back-end
 - Offer premium features
 - Explore GIT support
- Looking for partners to support and join forces!
 - Talking to labs and universities
 - Exploring industry (specific sectors)
- Looking for challenges to test our capability to lead innovation
 - Exploring several call for proposals



The big ambition

- 2018 will be an exciting year for FPGA fanatics
- FPGAs are getting everywhere (more than ever)
 - Intel bought Altera [end 2015]
 - Xilinx is in the cloud (AWS) with IBM [2017]
- Market is clearly rocketing
- There is a evident wave approaching us
 - that will also impact high-end scientific research and the way we engineer related systems

Oliscience is prepared to drive the change



Yes, Oliscience “valorizes”! 8)

What is valorisation?

Valorisation is defined and applied in various ways.

Policymakers like the VSNU, Rathenau, Advisory Council for Science, Technology and Innovation (AWT), and NWO define ‘valorisation’ as follows:

‘Valorisation is the process of creating value from knowledge, by making knowledge suitable and available for societal and/or economic application and by transforming it into products, services, processes and new business.’

http://www.ix.nl/fileadmin/user_upload/Documenten/ValorisatiegidsVU-UvA_Web_ENG.pdf